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An Analyzable Memory Controller for Hard
Real-Time CMPs
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Abstract—Multicore processors (CMPs) represent a good solu-
tion to provide the performance required by current and future
hard real-time systems. However, it is difficult to compute a tight
WCET estimation for CMPs due to interferences that tasks suffer
when accessing shared hardware resources. We propose an analyz-
able JEDEC-compliant DDRx SDRAM memory controller (AMC)
for hard real-time CMPs, that reduces the impact of memory in-
terferences caused by other tasks on WCET estimation, providing
a predictable memory access time and allowing the computation of
tight WCET estimations.
Index Terms—CMP, DDRx SDRAM, hard real-time, memory
controller, worst case execution time (WCET).
I. INTRODUCTION
N OWADAYS hard real-time embedded systems requiremore performance than what is currently provided by
embedded processors [1]. Multicore processors (CMPs) have
shown to be an effective solution due to their low cost and
good performance-per-watt ratio. Moreover, in CMPs, the core
design is maintained relatively simple preventing timing anom-
alies [8]. However, it is harder to provide a tight worst case
execution time (WCET) for CMPs than for single-core proces-
sors due to inter-task interferences accessing hardware shared
resources1. As a consequence, the execution time of a task may
increase depending on the other tasks running simultaneously
inside the processor: it becomes extremely difficult or even
impossible to perform a tight WCET analysis for a given task.
Previous solutions [9], [10] focus on the effect of interfer-
ences caused by on-chip shared resources, like caches and buses,
on the WCET estimation. In [9], we showed that on-chip inter-
ferences caused by CMPs with shared L2 cache increase the
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1In this letter by default, the term resources refers to hardware resources
WCET estimation up to with respect to the WCET esti-
mation computed in isolation, i.e., assuming no intertask con-
flicts accessing shared resources. However, in a CMP the in-
terferences caused by off-chip shared memory system have the
most significant impact on the execution time of the running
tasks [5] and on the WCET estimation.
In our preliminary experiments, we ran in a four-core CMP,
a hard real-time task (HRT), coscheduled with three instances
of a very high memory-intensive synthetic benchmark which
constantly access memory. Our results show an increment up
to with respect to the WCET estimation computed in
isolation. Therefore, if the interferences between tasks in the
memory controller (memory interferences) are not taken into
account, the execution time of a HRT when running in a CMP
workload can go beyond its WCET estimation in isolation.
This letter focuses on JEDEC-compliant [7] DDRx SDRAM
high speed memories2 [6] (DDR, DDR2 and DDR3). These
types of memories are commonly used in high performance
CMPs and the trend is to use them also in embedded systems.
Even though a common DRAM memory controller is analyz-
able for the worst-case response, few works have focused on
computing and reducing the actual impact of memory interfer-
ences on the WCET estimation (see Section V).
In this letter, we present a JEDEC-compliant DDRx SDRAM
analyzable memory controller (AMC) for multicore architec-
tures, which reduces the impact that a memory request can suffer
due to the memory interferences introduced by other tasks, al-
lowing the computation of tight WCET estimations in a multi-
core environment. In other words, our AMC has been designed
from a WCET point of view, allowing quantifying the impact of
any JEDEC-compliant DRAM device on the WCET estimation.
The main benefits of AMC are as follows.
1) The WCET estimation of a task is independent of the
memory behavior of the other corunning HRTs and non
hard real-time tasks (NHRTs). Without this independence,
changes on one task in the taskset may have unexpected
effects on others, making integration and maintenance
extremely costly if not impossible in a multicore environ-
ment.
2) Since our analysis is based on generic timing constraints,
AMC can be used with any JEDEC-compliant DDRx
SDRAM devices. This allows quantifying the effect of
using different DRAM devices on WCET estimations,
and so the designer can choose the best device from a
WCET estimation point of view, and not, based on the
performance of the average case as it is usually the case.
2Within this letter by default, the term DRAM memory refers to JEDEC-
compliant DDRx SDRAM devices
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3) AMC reduces the impact of memory interferences on the
WCET estimation with respect to other normal memory
controllers by 45%.
The rest of the letter is organized as follows. Section II in-
troduces basic concepts about DDRx SDRAM memories, Sec-
tion III describes the multicore architecture used along the letter
and covers in details our proposal. Experimental setup and re-
sults are presented in Section IV. Related work is described in
Section V. Finally, conclusions are shown in Section VI.
II. DDRX SDRAM FUNDAMENTALS
A DDRx SDRAM device [6] is organized as a set of indepen-
dent memory banks, each of them consisting of a row-buffer and
a two-dimensional array of memory cells organized into rows
and columns. A row is a group of storage cells that are loaded
into the row-buffer using a row activate command (ACT). Once
a row is open, any number of read and write
commands can be issued to transfer data in and out of the row-
buffer. The minimum amount of data that can be transferred
in a single read/write command is called burst, and its size is
called burst length (BL). Data is transferred on both the rising
and falling edges of the memory clock, thus requiring
memory cycles. Finally, a precharge command closes
the row-buffer, storing the data back into the memory cells. The
row-buffer can be managed using two different policies: close
page and open page. Moreover, data values must be periodi-
cally read out and restored to the full voltage level, otherwise
the memory would be unable to read the values again. This op-
eration is called refresh and it is performed through a refresh
periodic command.
III. AN ANALYZABLE MEMORY CONTROLLER
In [9] we proposed a CMP architecture, that guarantees by
design, that the maximum delay a HRT can suffer because of
on-chip interferences caused by internal bus and L2 shared
cache is upper bounded. We assumed an idealized memory
system with a private memory controller per core, however,
in a real memory system, memory interferences may arise in
the memory controller that arbitrates, among the requests from
different tasks, which one is the next to access the DRAM
device. The reason is that chip bandwidth (pins) is one of
the most costly resource that must be minimized, so in real
chips HRTs and NHRTs have to share those pins originating
intertask memory interferences. Therefore, the memory request
scheduling policy used is a key factor to guarantee not only
the performance, but also the predictability of the memory
controller.
To this end, the AMC design is the result of an exhaus-
tive analysis of the upper bound delay (UBD) introduced by
memory interferences, considering the generic timing con-
straints defined in the JEDEC standard [6]. AMC implements a
round robin policy among HRTs so intertask interferences are
upper bounded based on the maximum number of tasks that can
access simultaneously the memory, which is equivalent to the
number of cores in the chip. Regarding NHRTs, the scheduler
prioritizes HRTs over NHRTs, so the effect of NHRTs on the
WCET estimation is reduced. Moreover, in order to isolate
intratask interferences (originated by requests of the same
task) from intertask interferences (originated by requests of
different tasks), our memory controller uses one request queue
per task. By doing this, AMC prevents interaction between the
requests of different tasks. Therefore, the maximum delay that
a request can suffer because of other requests depends only on
the number of queues (cores), i.e., .
AMC takes advantage of bank interleaving by making every
memory request access to all banks (this letter considers a four-
banks DRAM device), so DRAM commands can be effectively
pipelined. AMC uses the same memory access granularity pro-
posed in [2], interleaving the data along all banks and fixing the
granularity equal to bytes, where
corresponds to the number of banks and to the bus width
in bytes. AMC reduces the impact of interferences by imple-
menting a close-page policy with all read and write commands
issued with auto-precharge.
Other techniques (e.g., request bundling) have been proposed
to improve the performance of memory controllers. However,
when moving to real-time environments, it is required to con-
sider WCET estimation over raw performance. Any additional
technique to improve performance would require to be time an-
alyzable. This is out of the scope of this letter, though it is part
of our future work.
A. Analyzing the Execution Time of Memory Requests
We define issue latency3 as the maximum delay that a
request can suffer due to a previous one.
AMC pipelines the DRAM commands of memory requests by
accessing to all memory banks (e.g., from bank B0 to bank B3).
However, banks cannot be simultaneously activated because of
the data bus serialization. A bank is activated every cy-
cles such that the data transmission from one bank starts as soon
as the transmission from the previous bank has finished. In ad-
dition to that, it is required to guarantee that, before activating a
bank the previous request has released it. Therefore, is deter-
mined by: (1) the minimum interval time between two consecu-
tive row activations of the same bank, time issue bank ; and
(2) the data bus serialization that determines the time required
to transfer a request, that is cycles.
On one hand, the minimum interval time between two activa-
tions to the same bank , is at least equal to cycles. How-
ever, depending on the type of the previous request [6], i.e., ei-
ther a read or a write, the may increase because the previous
request has not finished, resulting into two different expressions:
• ,
when the previous request is a read;
•
, when the previous request is a write.
On the other hand, the data bus serialization also determines
the minimum time interval at which every memory request can
be issued and it equals . However, if the two
consecutive operations are not of the same type, like a read after
write or a write after read, there are additional factors that im-
pact the data bus serialization.
• In case of write after read, the time increases because of
[6] timing constraint, i.e., when a write request
3Notice that this time is different from the memory latency, which is the in-
terval between the first bank activation and the last data transfer.
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Fig. 1. Time-line of two consecutive read operations (one in white and one in gray) using a four-bank JEDEC-compliant 256 Mb  16 DDR2-800E SDRAM
device [7].
is followed by a read request. accounts for the
time that DRAM requires to allow I/O gating to overdrive
the sense amplifiers before the read command can start,
switching the direction of the bus. Moreover, an additional
constraint described in JEDEC standard [7] should be
taken into account: the minimum time interval between
an issue of a CWD and a CAS command. For these
reasons, a write after read involves an additional delay
of .
• In case of read after write, the time increases by one cycle,
because latency is always defined as cycles
[7] and this generates a shift on the data bus by 1 cycle.
In conclusion, requires to consider both the previous and
the current memory requests. This results in four different
expressions.
• If the previous request is a read and the current too, the
read-to-read issue latency is
cycles.
• If the previous request is a read and the current is a write,
the read-to-write issue latency is
cycles.
• If the previous is a write and the current too, the write-to-
write issue latency is defined as
cycles.
• If the previous is a write and the current is a read, the
write-to-read issue latency is defined as
cycles.
An example is shown in Fig. 1. In particular Fig. 1 shows the
commands bus , data bus (data), and bank status (B0–B3)
of two consecutive read memory requests, one in white and
one in grey, on a four-bank JEDEC 256 Mb 16 DDR2-800E
SDRAM device [7]. Even though the experiments shown in
Section IV are carried out using a DDR2-400B SDRAM de-
vice, we provide here the example using a DDR2-800E memory
device to show that our solution can be applied to a different
JEDEC-compliant memory system.
The use of a multibank system allows to transfer data from
B0 (cycle 13), while other banks are being simultaneously ac-
cessed, effectively pipelining the DRAM commands. Thus, each
bank is activated every cycles (at cycles 0, 4, 8, and 12),
so the data is transferred in consecutive cycles (from cycle 13
to cycle 28). However, if a new request is ready to be served
(in grey), it cannot be issued cycles after activating B3
(cycle 16, crossed cell in Fig. 1) because of B0, which in
this case is equal to cycles, would be violated. Instead, the
new request must wait until cycle 24.
We call this extra delay , that can be expressed
as . Note that also af-
fects the data bus efficiency, reducing it down to
%.
B. Computing the UBD of a Memory Request
When computing a WCET estimation, it is required to take
into account the longest possible for every memory request,
defined as .
By doing this, it is not required to consider the whole se-
quence of memory accesses of all the tasks that run simultane-
ously in the processor to know which is the impact of memory
interferences on the WCET computation, because the worst-
case scenario is always considered. Therefore, the UBD of a
memory request only depends on , and it depends on
the interference caused by others HRTs and NHRTs running
at the same time. Given that we prioritize HRT requests over
NHRT requests and we apply a round-robin policy between the
requests of HRTs, UBD is defined as follows.
• Regarding HRTs, the worst-case scenario occurs when all
HRTs that are executed simultaneously in the multicore
processor try to access the memory at the same time. In this
case the maximum delay that a task can suffer is bounded
by the total number of HRTs executed simultaneously
.
• Although NHRTs have lower priority than HRTs, it may
happen that a request coming from a HRT arrives just
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one cycle after a request from a NHRT was sent to main
memory. In this case, the maximum delay is bounded by
, that is .
In conclusion, the maximum delay that a memory request
from a HRT can suffer due to other tasks is the sum of both
and and it is equal
C. Refresh Operation
The refresh operation is an important source of interferences
on DRAM devices. A refresh operation is released every
cycles and no other command can be issued until it finishes.
Thus, depending on the time the refresh occurs, the effect on
the WCET of HRTs varies. It is commonly the case that DRAM
refreshes lead to increase of the execution time, which must be
properly accounted for in real-time systems [4]. Moreover, the
exact time in which the refresh operation occurs cannot be stat-
ically determined because it depends on when the application
starts.
To have a tight and safe WCET estimation, we propose syn-
chronizing the start of a HRT with the occurrence of a refresh
operation at analysis and execution time. So in both cases, the
start of the task execution is delayed until the first refresh oper-
ation takes place. By doing so, the refresh commands will pro-
duce the same interferences during the analysis and the execu-
tion, as they will occur exactly at the same time with respect to
the start of the task. In the worst-case, the task arrives one cycle
after the memory has finished a refresh command, and so it must
wait . The overall WCET is defined as follows
where WCET is the WCET estimation obtained using the
WCET computation mode.
D. Considering the UBD in the WCET Analysis
AMC implements the WCET computation mode [9] in order
to consider the UBD into the WCET analysis. When analyzing
HRTs, the processor is set in this execution mode and each HRT
under study is executed in isolation. In this execution mode, the
memory controller artificially delays every memory request by
UBD cycles, which depends only on the number of HRTs the
task under analysis is going to corun with. For instance, in a
WCET computation mode 3, the UBD is computed assuming
three HRTs and other NHRTs running at the same time.
Therefore, AMC allows the computation of a safe and tight
WCET estimation for a HRT running in a mixed workload be-
cause the maximum delay that a request can suffer due to inter-
ferences accessing a shared resource, i.e., UBD, is always taken
into account. It has been formally proved that even if instruc-
tions execute before their estimated time in the worst case, the
computed WCET is safe [3], [10]. Moreover, AMC requires no
changes to current WCET analysis tools. So the same tools and
techniques that are used and are valid for single-core processors
can be used in the analysis of multicore processors.
IV. RESULTS
We model a four-bank JEDEC-compliant 256 Mb 16
DDR2-400B SDRAM device connected to our CMP [9]. To do
so, we have integrated DRAMsim [11] inside our simulation
framework [9]. We assume a CPU-SDRAM clock ratio of
four, i.e., the clock of the CPU (800 MHz) runs at four times
the frequency of the memory (200 MHz). We use a real hard
real-time application, a collision avoidance algorithm provided
by Honeywell Corporation (Hon), that requires high-perfor-
mance. It is based on an algorithm for 3D path planning used in
autonomous driven vehicles. WCET estimations are computed
using RapiTime tool without any modification.
Fig. 2 shows the WCET estimations of RapiTime, for the Hon
application as we vary the WCET computation mode from 1 to
4. Concretely, we compute a WCET estimation under different
scenarios: (1) assuming a private DDR SDRAM memory con-
troller for each task and having interferences only in on-chip
shared resources [9] (labeled as ); and (2) on-chip and
memory interferences are considered at the same time, using
AMC shared among HRTs and controlling on-chip resources
with the proposal [9] (labeled as AMC). In each scenario, for
each WCET computation mode, we vary the cache size assigned
to the Hon application (from 128 KB to 8 KB), and we show how
AMC behaves as the pressure on the memory system increases.
Moreover, in order to evaluate whether the WCET estima-
tions when using AMC are tight, we also measure the maximum
observed execution time (labeled as MOET) of the HRT when
running in a very high memory demanding workload composed
by several instances of the opponent benchmark, a high memory
demanding synthetic benchmark, in which each instruction is a
store that systematically misses in the last level cache and hence,
it always accesses the main memory.
Each WCET computation mode is compared to its corre-
sponding workload: WCET computation mode 4 corresponds
to a workload composed by the HRT under study (Hon appli-
cation), and 3 instances of the opponent running as HRTs and
no NHRT; WCET computation mode 3 corresponds to the HRT
under study, 2 HRTs and 1 NHRT opponents, and so on.
As expected, memory interferences have a tremendous im-
pact on the WCET estimation, significantly higher than on-chip
interferences. Thus, in the highest possible memory demanding
scenario, i.e., assigning 8 KB of L2 to the HRT and a WCET
computation mode of 4 [Figs. 2(a)] the memory interferences
increase the WCET estimation from to
. This is a WCET increment of at least . Obvi-
ously, as memory pressure decreases, i.e., the cache partition
of L2 given to the HRT increases and/or WCET computation
mode decreases [Figs. 2(b), (c), (d)], the impact of memory in-
terferences also decreases, reaching the smallest impact when
the WCET computation mode is 1.
Although such high impact of memory interferences, AMC
allows computing a tight WCET estimation. When comparing
the MOET of the Hon application in the highest memory de-
manding workload, i.e., assigning a cache partition of 8 KB and
3 HRT opponents [Figs. 2(a)] with its computed WCET estima-
tion for the corresponding workload, we observe only a differ-
ence of (from to ).
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Fig. 2. Normalized WCET Estimation for the Hon application when using a
JEDEC-compliant 256 Mb  16 DDR2-800E SDRAM device. (a) WCET mode
4, (b) WCET mode 3, (c) WCET mode 2, (d) WCET mode 1.
Moreover, AMC reduces the UBD with respect to other
memory controllers. Thus, when using an open-page policy
instead of close page and considering the same access granu-
larity, the UBD of a read memory request is increased up to 42
cycles, which represents an increment of 45%. When setting
the access granularity to a single bank instead of multiple banks
the UBD increases up to 88 cycles as AMC does.
V. RELATED WORK
Predator [2] is probably the most similar related work. It is a
memory controller for multiprocessor system-on-chip that guar-
antees an user-defined bandwidth requirement to a given task
and that requires the user to assign a fixed priority to each task.
This solution fits well in streaming or multimedia real-time ap-
plications, in which a bandwidth requirement can be easily de-
fined. Predator is targeted only for a specific DRAM device: a
JEDEC-compliant 32 Mb 16 DDR2-400B SDRAM.
Instead, the AMC approach requires neither knowing the
bandwidth requirements, nor assigning a fixed priority to each
task allowing AMC being applied to control based applications
where the bandwidth requirements are not known. Moreover,
TABLE I
NORMALIZED WCET ESTIMATION OF HON APPLICATION USING
UBDS OF PREDATOR
we provide a generic solution that can be easily applied to
any JEDEC compliant DDRx SDRAM device, with any set
of timing parameters. That is, our solution defines the UBD
of any DRAM device based on the number of HRTs running
simultaneously in the processor and generic DRAM timing
constraints.
Table I shows the impact of Predator on the WCET estima-
tion with respect to the WCET estimation in isolation, i.e., the
same baseline of Section IV. In the highest memory demanding
scenario, i.e., assigning a cache partition of 8 KB, Predator in-
creases the WCET estimation of the highest priority HRT by
and by for the lowest priority HRT. Instead,
when using AMC for the same cache size WCET computation
mode 4, the WCET estimation of Hon application increases by
. Therefore, although Predator reduces the WCET estima-
tions of the HRTs with priority 0, it dramatically increases the
WCET estimations of HRTs with priority 2 and 3 with respect
to AMC.
VI. CONCLUSION
In this letter, we propose AMC, a JEDEC-compliant DDRx
SDRAM analyzable memory controller for CMPs designed
with the objective of minimizing the impact of memory in-
tertask interferences on the WCET estimation. AMC can be
applied to any JEDEC-complaint DRAM device allowing
computing the UBD based on generic timing constraints.
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